Traleika Glacier (X-Stack)

https://sites.google.com/site/traleikaglacierxstack/

The Intel Team September 18, 2012

Goal:

Research and mature software technologies addressing major Exascale challenges and get ready to intercept by 2018-2020

Objectives:

Energy efficiency	SW components interoperate, harmonize, exploit HW features, and optimize the system for energy efficiency
Data locality	PGM system & system SW optimize to reduce data movement
Scalability	SW components scalable, portable to O(10 ⁹)—extreme parallelism
Programmability	New (Codelet) & legacy (MPI), with gentle slope for productivity
Execution model	Objective function based, dynamic, global system optimization
Self-awareness	Dynamically respond to changing conditions and demands
Resiliency	Asymptotically provide reliability of N-modular redundancy using HW/SW co-design; HW detection, SW correction

Principals

Name	Institution	Roles and Responsibilities
Shekhar Borkar	Intel	PI, Hardware guidance, HW/SW co-design, resiliency
Wilf Pinfold	Technical management	Technical program manager
Richard Lethin	Reservoir Labs	Programming system, R-Stream, tools, optimization
Rishi Khan	ET International	Simulators, execution model and runtime support
Prof. Guang Gao	University of Delaware	Execution model research
Prof. Laura Carrington	UC San Diego	Applications
Prof. Vivek Sarkar	Rice University	Programming system, runtime system
Prof. David Padua	University of Illinois	Programming system, Hierarchical Tiles Arrays (HTA)
Prof. Josep Torrellas	University of Illinois	Architecture, system architecture evaluation
John Feo	PNNL	Kernels and proxy apps for evaluation
Jackie Chen	Sandia National Lab	Co-design lead, combustion proxy app

Scope of Traleika Glacier Project



Straw-man System Architecture and Evaluation



Architecture embraces data-locality, and tapered BW

Data-locality and BW Tapering, Why So Important?



Programming & Execution Model

Will not ignore \leftarrow MPI+X \rightarrow Focus of our research

Programming model:

Separation of concerns: Domain specification & HW mapping Express data locality with hierarchical tiling Global, shared, non-coherent address space Optimization and auto generation of codelets (HW specific) **Execution model:**

Dataflow inspired, tiny codelets (self contained) Dynamic, event-driven scheduling, non-blocking Dynamic decision to move computation to data Observation based adaption (self-awareness) Implemented in the runtime environment **Separation of concerns:**

User application, control, and resource management

Programming System Components



Runtime

Different runtimes target different aspects

IRR: targeted for Intel Straw-man architecture SWARM: runtime for a wide range of parallel machines DAR³TS: explore codelet PXM using portable C++ Habanero-C: interfaces IRR, tie-in to CnC All explore related aspects of the codelet Program Exec

Model (PXM)

Goal: Converge towards Open Collaborative Runtime (OCR) Enabling technology development for codelet execution Model systems, foster novel runtime systems research

Greater visibility through SW stack → efficient computing Break OS/Runtime information firewall

Some Promising Results



IRR Simulated 256 XE and 32 CE cores Runs apps and architecture evaluations

Habanero

Graph 500 HC vs OpenMP



SWARM



Runtime Research Agenda

- Locality aware scheduling—heuristics for locality/E-efficiency
 - Extensions to standard Habanero-C runtime
- Adaptive boosting and idling of hardware
 - Avoid energy expensive unsuccessful steals that perform no work
 - Turbo mode for a core executing serial code
 - Fine grain resource (including energy) management
- Dynamic data-block movement
 - Co-locate codelets and data
 - Move codelets to data
- Introspection and dynamic optimization
 - Performance counters, sensors provide real time information
 - Optimization of the system for user defined objective
 - (Go beyond energy proportional computing)

Simulators and Tools, Leverage UHPC, and Go Beyond

Simulator	Pros		Cons				
AFL Application faking Library IRR API + Extensions	 64-bit Linux IRR implementation Near-native application code exect on host processor Rapid application development Epoch statistics as well as total state 	ution	 Does not model real architecture Does not model advanced ISA features Does not reflect expected timing of simulated system 				
FSim Functional Simulator	 Every hardware unit modeled, examemory and network hierarchies including messages Complete statistics and trace file >10 MIPS per core speed Massively parallel and distributed only by machine pool 	ict , limited	 Does not have a timing model Lower speed, highly detailed 				
Tool	Purpose Ad		ge	Weakness			
Power Estimator	 Uses statistics/counters to make energy and area estimates for application behavior 	 Scale: proje Autor output 	s from 45nm to 7nm ctions natic analysis of uts from FSim runs	 Only models dynamic power, uses circuit models for leakage Calibrated to existing commercial devices 			
Memory Analyzer	 Detailed models for cache and/or scratchpad hierarchies, various levels & types of coherence Compares configurations 	CallsEnablpowe	into Power Estimator es limited AFL trace r estimation	 Does not model Instruction fetch/execution Limited to AFL-compatible memory traces at this time 			

Simulators—what to expect and not

Evaluation of architecture features for PGM and EXE models							
Relative comparison of performance, energy							
Data movement patterns to memory and interconnect							
Relative evaluation of resource management techniques							
Expect	Not						
Relative performance	Absolute system performance						
Relative power and energy System power and energy							
Evaluation of core features	Absolute core performance and energy						
Relative ease of programmability	Programming productivity						

A Few Results using the Simulators



Analysis of applications to devise the most efficient solutions



Issues and opportunities to exploit

Co-design centers invaluable for applications expertise

X-Stack Components Put Together



Metrics

Impact Matrix											
	Algorithm	Algorithm Apps Pgm Sys. Exec M. Tools Arch. I									
Energy	Н	L	М	Н	Н	Н					
Data Locality	М	М	Н	Н	М	L					
Parallel Fraction	Н	М	М	М	L	М					
Programmability	М	L	Н	М	L	М					
FIT Rate	L	L	L	Н	L	L					
Tapering Pressure	М	L	М	н	L	М					
Legacy Scalability	М	Н	М	Н	М	М					
Future Scalability	М	Н	М	Н	М	Н					

Metric with Aggressive Goals (High Impact)									
Algorithm Apps Pgm Sys. Exec M. Tools Arc									
Energy	50%			20pJ/Op	5MW/Exa	20pJ/Op			
Data Locality			1 D bit/Op	ЗрЈ/Ор					
Parallel Fraction	5X								
Programmability			2X						
FIT Rate				> 6 days					
Tapering Pressure				>4X/level					
Legacy Scalability		5X		MPI+X					
Future Scalability		O(5,000)		O(B) tasks		O(M) nodes			

High Med Low

3 Year Roadmap

	2012	2013			2014				2015			
	Q4'12	Q1'13	Q2'13	Q3'13	Q4'13	Q1'14	Q2'14	Q3'14	Q4'14	Q1'15	Q2'15	Q3'15
Algorithms and applications												
Proxy app evalution for O(compute)	<		>	>								
Proxy app evalution for O(comm)			<		>	>						
Evaluation of system architecture						V2.0			V2.5			V3.0>
Programming system												
Select apps coded, for runtime system	<			V2.0-					V2.5			V3.0>
Tools	<c+binuti< td=""><td>ls-V2.0></td><td><de< td=""><td>bugger></td><td></td><td></td><td>V2.5</td><td></td><td></td><td>V3.0</td><td></td><td></td></de<></td></c+binuti<>	ls-V2.0>	<de< td=""><td>bugger></td><td></td><td></td><td>V2.5</td><td></td><td></td><td>V3.0</td><td></td><td></td></de<>	bugger>			V2.5			V3.0		
Resiliency	<frame< td=""><td>work</td><td><read< td=""><td>tive></td><td><reco< td=""><td>very></td><td><proad< td=""><td>tive></td><td><</td><td>Evaluate</td><td>Validate</td><td>></td></proad<></td></reco<></td></read<></td></frame<>	work	<read< td=""><td>tive></td><td><reco< td=""><td>very></td><td><proad< td=""><td>tive></td><td><</td><td>Evaluate</td><td>Validate</td><td>></td></proad<></td></reco<></td></read<>	tive>	<reco< td=""><td>very></td><td><proad< td=""><td>tive></td><td><</td><td>Evaluate</td><td>Validate</td><td>></td></proad<></td></reco<>	very>	<proad< td=""><td>tive></td><td><</td><td>Evaluate</td><td>Validate</td><td>></td></proad<>	tive>	<	Evaluate	Validate	>
Execution Model, Sys SW, Runtime	<mod fo<="" td=""><td>r IRR</td><td><-Intellige</td><td>nt Sched-</td><td><-Eval</td><td>V2.0</td><td></td><td></td><td>V2.5</td><td></td><td>OCR</td><td>V3.0></td></mod>	r IRR	<-Intellige	nt Sched-	<-Eval	V2.0			V2.5		OCR	V3.0>
Architecture, simulators	<a v2.0="">	<sim2.0></sim2.0>	<fault m=""></fault>	<timing></timing>	<eval></eval>	<a v2.5="">	<sim 2.5=""></sim>	<eval></eval>	<a v3.0="">	<sim 3.0=""></sim>	<eva< td=""><td>uate></td></eva<>	uate>
System Evaluation	<				For 2.5:			For 3.0	>			>
Arch Rev 2 incorporates X-Stack							♦ Fi Re	nal Eva elease	Y Iluation OCR 1.			
Arch Rev 2.5 enhanced for X-Stack with initial findings												
	Arch Rev 3.0 X-Stack fina							al				

- All X-Stack components are in place, research agenda is set
- Will leverage research momentum created by the UHPC program
- Will leverage and provide community support
- Traleika Glacier team is well equipped, excited, and poised for successful execution