



Locality Aware Concurrent Start for Stencil Applications

Sunil Shrestha¹, Joseph Manzano², Andres Marquez², John Feo² and Guang R. Gao¹

¹University of Delaware

²Pacific Northwest National Laboratory







Introduction

- Old/New Story:
 - Abundant processing/Limited shared resources
 - Memory access latency a bottleneck
 - Tiling: Coarse grain Vs Fine Grain
- Stencils
 - Compute intensive,
 - Symmetric dependence / concurrent start
 - Diamond tiling an efficient solution
 - Exploiting inner parallelism difficult when hierarchically tiled.

```
for (t=0; t<T; t++)  
    for (i=1; i<N; i++)  
        A[t+1][i]= $\alpha$ *(A[t][i+1] -  
             $\beta$ *A[t][i] + A[t][i-1])
```



One-Level Tiling



Hierarchical-Level


Heat-1d






Introduction

- Motivation
 - Can we do better than Diamond tiling?
 - Can we improve inner parallelism without compromising locality
 - Can we improve threads collaboration?




```
for (t=0; t<T; t++)  
    for (i=1; i<N; i++)  
        A[t+1][i]= $\alpha$ *(A[t][i+1]-  
             $\beta$ *A[t][i] + A[t][i-1])
```



— L2 Tile



Contributions



Exploiting locality of outer tiles without compromising inner parallelism:


1. Highly parallel tiling technique that exploits concurrent start at multiple levels.
2. Detailed analysis of such technique at different levels of the memory hierarchy.





Background

- The Polyhedral Model
 - Optimization framework for loop nests
 - Each loop iteration → lattice points inside polytopes
- Allows:
 - Arbitrary composition of transformations
 - Dependency analysis on a class of programs
- Disadvantages
 - Very complex and expensive algorithms







Background: Concurrent Start

- Conic Combination:
 - Given the set of vectors $x_1, x_2, x_3 \dots x_n$,
 - A *conical combination* is a vector of the form
$$\lambda_1 x_1 + \lambda_2 x_2 + \lambda_3 x_3 + \dots + \lambda_k x_k$$
where $1 \leq i \leq k$ and $\lambda_i \geq 0$

- Condition for Concurrent start:
 - Using hyperplanes representing a face and conical combination
 - $$\Phi = \lambda_1 \Phi^1 + \lambda_2 \Phi^2 + \dots + \lambda_k \Phi^k$$
where $\lambda_i \geq 0$

- Partial Concurrent Start:


$$\Phi = \lambda_1 \Phi^1 + \lambda_2 \Phi^2$$





Background: Jagged Tiling for Pipeline Start

```
for (i=1; i<n; i++) {  
    for (j=1; j<n; j++){  
        A[i][j]=A[i-1][j]+A[i][j-1];  
    }  
}
```



HP: Hyperplane
(n-1) dimensional affine subspace
in n dimensional space

Two level hierarchical Tiling
with
L1 HP : (1,0) and (0,1)
L2 HP : (1,1) and (0,1)





Background: Tools

- PLUTO
 - Polyhedral analysis tool
 - Takes C code as input
 - Uses CLOOG as for code generation
 - Produces communication minimal OpenMP code
- CLOOG
 - Code generation tools
 - Takes domain and scattering function (scheduling) as input
 - Oblivious to dependencies
- Our Framework uses:
 - Uses L1 hyperplanes generated by PLUTO
 - Finds hyperplanes needed for jagged tiling
 - Modifies CLOOG file and generates code






Jagged Polygon Tiling

NT = Number of L1 tile in 'T' direction

NI = Number of L1 tile in 'I' direction



$$H1 = NT * h$$

$$H2 = NI * (n*h - h)$$

When,

$$H1 = H2$$

$$NT * h = NI * h (n-1)$$

Example:

When $n = 2$,


$$NT = NI$$

Number of L1 tiles required to form L2
are equal (3x3, 4x4 ...)




Jagged Polygon Tiling

***Traditional Hierarchical
Tiling***



Two level hierarchical Tiling
with
L1 HP : (1,1) and (1,-1)
L2 HP : (1,0) and (0,1)

***Jagged Hierarchical
Tiling***



Two level hierarchical Tiling
with
L1 HP : (1,1) and (1,-1)
L2 HP : (1,1) and (0,1)





Algorithm

1. Given:

Tiling hyperplanes: $\Phi^1, \Phi^2 \dots \Phi^m$
L1 tile sizes : $tL1^1, tL1^2 \dots tL1^m$
L2 tile sizes : $tL2^1, tL2^2 \dots tL2^m$
Original Domain : D_s

Example:


L1 Tile: (1,1) and (1,-1)

L2 Tile: (1,1) and (0,1)

L1 Tile Size: 2x4

L2 Tile Size: 3*2x3*4

Original Domain: $0 \leq t \leq T-1$
 $1 \leq i \leq N-1$







Algorithm

2. Tile for L1 using PLUTO:

Example:

Tiled Domain: $2T_{L1} \leq t \leq 2T_{L1} + 1$

3. Update Domain Constraint go get $\varphi_{L1s}^1 \rightarrow \varphi_{L1s}^1 + \varphi_{L1s}^2$
such than $\varphi_{L1s}(t) - \varphi_{L1s}(s) \geq 1$







Algorithm

4. Tile for L2 using PLUTO:

Example:

$$\begin{aligned} \text{Tiled Domain: } 3T_{L2} &\leq T_{L1} + I_{L1} \leq 3T_{L2} + 2 \\ 3I_{L2} &\leq I_{L1} \leq 3I_{L2} + 2 \end{aligned}$$






Algorithm

5. Perform Unimodular transformation on L1 supernode.

$$\varphi T_{L1s}^1 \rightarrow \varphi T_{L1s}^1 + \varphi T_{L1s}^2$$






Algorithm


6. Perform Unimodular transformation on L2 supernode:

$$\Phi T_{L2s}^1 \rightarrow \Phi T_{L2s}^1 + \Phi T_{L2s}^2$$





Fine-Grain Execution




- Thread Grouping
- Take advantage of outer tile(L2) locality.
- Uses low overhead atomic operation
- Hierarchical





Experimental Platform



- 61 cores, 1.1GHz with 4 hyper-threads
 - L1 Cache: 1 cycle
 - Unified L2 Cache:
~12 cycles
 - DRAM:~230 cycles)
 - Shared ring L2 caches: 180-250 cycles

- Intel Xeon Phi 7110P coprocessor





Applications and Sizes

Application	Size (N)	Size (T)
Heat-1d	10000000	10K
Heat-2d	11504x11504	2K
Heat-3d	480x480x480	100
Jacobi-2d	11504x11504	2K
7point-3d	480x480x480	100



Performance

PLUTO OpenMP

Application	Balanced	Compact	Tile Size	Hierarchical
Heat-1d	106.59	107.05	4Kx4K	99.65
Heat-2d	122.42	122.78	16x16x256	109.78
Heat-3d	59.375	57.22	3x3x2x480	27.91
Jacobi-2d	68.26	68.40	16x16x256	-
7point-3d	31.48	31.82	2x2x4x480	-

FineGrain Pthread

Application	Balanced	Compact	Tile Size	Gain
Heat-1d	115.95	111.77	1Kx2K / 4x4	8.31%
Heat-2d	131.47	134.95	16x32x256 / 4x4x2	9.91%
Heat-3d	61.73	74.168	1x2x4x480/4x4x2x1	24.91%
Jacobi-2d	67.94	72.22	16x32x256 / 4x4x2	5.58%
7point-3d	33.46	41.74	1x2x4x480/4x4x2x1	31.17%




Heat 1-D


Heat 1D: Level 1 Cache Misses




Heat 1D: Remote Level 2 Cache Hits



Heat 1D: Level 2 Cache Misses Serviced by the Memory



Heat 1D GFLOPS Comparision






Heat 2-D


Heat 2D: Level 1 Cache Misses




Heat 2D: Remote Level 2 Cache Hits



Heat 2D: Level 2 Cache Misses Serviced by the Memory



Heat 2D GFLOPS Comparison






Heat 3-D

Heat 3D: Level 1 Cache Misses




Heat 3D: Remote Cache Hits Logarithmic View



Heat 3D: Level 2 Cache Misses Serviced by the Memory



Heat 3D: GFLOPS Comparison



Compact Balance



Conclusion and Future Work

- Hierarchical tiling technique that improves locality and reuse.
- Collaborative view with grouping of threads.
- Orchestration of data movement among threads working in close proximity in time and space to improve reuse.
- Explore other multicore architectures.





Back up slides



Iteration Space Domain An Example

```
for (i=1; i<n;i++) {  
    for (j=1; j<n;j++){  
        A[i][j]=A[i-1][j]+A[i][j-1];  
    }  
}
```

Stencil Example


$$\begin{pmatrix} 1 & 0 & 0 & -1 \\ -1 & 0 & 1 & 0 \\ 0 & 1 & 0 & -1 \\ 0 & -1 & 1 & 0 \end{pmatrix} \begin{pmatrix} i \\ j \\ n \\ 1 \end{pmatrix} \geq 0$$

Iteration Space as Matrices

$$\begin{aligned} i &\geq 1 \\ j &\geq 1 \\ i \leq n \text{ or } -i + n &\geq 0 \\ j \leq n \text{ or } -j + n &\geq 0 \end{aligned}$$

Iteration space as a System of Equations


Graphical Representation n of the Iteration Space





Background

- Hyperplane
 - ($n-1$) dimensional affine subspace in n dimensional space
- Tiling Hyperplane
 - For source(s) and target(t): $\phi_{S_i}(t) - \phi_{S_j}(s) \geq 0$
 - Dependencies are satisfied or can be satisfied within.
- Example





Scheduling Hierarchical Tiled Domain

```
for (t=0; t<T; t++) {  
    for (j=1; j<N; j++){  
        A[t+i][j]=a*(A[t][i+1]-  
                      β*A[t][i] + A[t][i-1]);  
    }  
}
```

A Stencil Example

Tiling Hyperplanes

L1 Tile: (1,1) and (1,-1)
L2 Tile: (1,0) and (0,1)

Schedul
e:

$$\begin{pmatrix} 1 & 1 \\ 0 & 1 \end{pmatrix}$$

