May 28-29 Technology Marketplace Sessions

Link: May 28-29, 2014 PI Meeting

Technology Marketplace Description

The Technology Marketplace will be a place for peer-to-peer, at-the-laptop live demos and discussion of technologies being developed in the X-Stack portfolio and in coordinating programs.

A conference room will be set up with 15-20 tables, with two technologies per table. The demo giver will bring your laptop and work from that, or plan to log into your home systems (Wi-Fi and power provided). Browse an EMACS buffer to show compiler input and output, try new permutations suggested by your peers, show makefiles, time the wall clock, interact with visualizations. Show the places where the technology smokes the competition, and the unvarnished truth where your technology gives off smoke from stress. Plan for 4-5 people sitting with you looking over your shoulder, sharing ideas, asking questions, and innovating with you.

For accompanying materials, you can bring a small poster, or better yet, a printout of the concepts, schematics, and equations. Flipchart easels will be provided for you to sketch concepts live. We expect high participation of X-Stack performers, several technologies per team.

Technologies will be grouped by special interest sessions. The sessions are listed below with their organizers.

Organizers of the technology marketplace sessions should be contacting you to discuss your participation in their session. If you are not contacted by COB May 14, and would like to participate, please write to me, sonia.sachs@science.doe.gov.

Runtime Systems Technology Marketplace

Session Organizer: Vivek Sarkar, vsarkar@Rice.edu

Participants:

Laxmikant (Sanjay) Kale: Charm++ RTS demos on resilience, and temperature-power-aware optimizations.

Compilers and Auto-tuning Technology Marketplace

Session Organizer: Mary Hall, mhall@cs.utah.edu

Participants:

Languages and DSLs Technology Marketplace

Session Organizers: Dan Quinlan, quinlan1@llnl.gov and Saman Amarasinghe, saman@csail.mit.edu

Participants:

Mapping and Optimization Framework Technology Marketplace

Session Organizer: Armando Solar-Lezama, asolar@csail.mit.edu

Participants:

• DSL example: X-GEN for Directive-Based Heterogeneous Computing, by Chunhua "Leo" Liao

Resilience Technology Marketplace

Session Organizers: Andrew A. Chien, achien@cs.uchicago.edu and Mattan Erez, mattan.erez@mail.utexas.edu

Participants:

• Data-oriented, User-controlled Resilience with Global View Resilience (Hajime Fujita, Nan Dun), includes OpenMC, Chombo, and ddcMD demonstrations
• DEGAS resilience technologies (Mattan Erez):
  • Using Berkeley Lab's Checkpoint/Restart: Application Programming Interfaces and Operating System Interfaces (LBNL)
  • Containment Domains for Scalable and Efficient Resilience (UT Austin)
  • Affinity-Aware Checkpoint/Restart (NCST)

Simulation Technology Marketplace

Session Organizers: Shekhar Borkar, shekhar.y.borkar@intel.com and Wilfred Pinfold,wilfred.pinfold@intel.com

Participants: Arun Rodrigues, Romain Cledat, Jeff Vetter

• OCR on FSIM
• SST's new GUI
• ExaSAT compiler/performance analysis tool
• Blackcomb

Performance Tools Technology Marketplace

Session Organizers: Martin Schulz, schulzm@llnl.gov

Participants:

MemAxes - A new tool for memory performance visualization

Martin Schulz, LLNL

 * Examples on XSBench and Lulesh

HPCToolkit and DOE codes

John Mellor-Crummey, Rice Unversity

 * NWChem (global arrays)
 * madness (massive threading + templates)
 * lulesh (massive inlining)
 * open community runtime

Emerging Memory Technology Marketplace

Session Organizers: Jeffrey Vetter, vetter@ornl.gov, and Xipeng Shen, xshen@cs.wm.edu

Participants: