DSL's: Difference between revisions
From Modelado Foundation
imported>Dquinlan No edit summary |
imported>Dquinlan No edit summary |
||
Line 3: | Line 3: | ||
{| class="wikitable" | {| class="wikitable" | ||
! style="width: 200;" | QUESTIONS | ! style="width: 200;" | QUESTIONS | ||
! style="width: 200;" | | ! style="width: 200;" | DSL 1 | ||
! style="width: 200;" | | ! style="width: 200;" | DSL 2 | ||
! style="width: 200;" | | ! style="width: 200;" | DSL 3 | ||
! style="width: 200;" | | ! style="width: 200;" | DSL 4 | ||
! style="width: 200;" | | ! style="width: 200;" | DSL 5 | ||
! style="width: 200;" | | ! style="width: 200;" | DSL 6 | ||
! style="width: 200;" | | ! style="width: 200;" | DSL 7 | ||
! style="width: 200;" | | ! style="width: 200;" | DSL 8 | ||
! style="width: 200;" | | ! style="width: 200;" | DSL 9 | ||
! style="width: 200;" | | ! style="width: 200;" | DSL 10 | ||
|- style="vertical-align:top;" | |- style="vertical-align:top;" | ||
|Name of the DSL | |Name of the DSL | ||
|( | |(DSL 1) | ||
|( | |(DSL 2) | ||
|(DEGAS) | |(DEGAS) | ||
|(D-TEC) | |(D-TEC) |
Revision as of 15:47, April 29, 2014
Sonia requested that Saman Amarasinghe and Dan Quinlan initiate this page. For comments, please contact them. This page is still in development.
QUESTIONS | DSL 1 | DSL 2 | DSL 3 | DSL 4 | DSL 5 | DSL 6 | DSL 7 | DSL 8 | DSL 9 | DSL 10 |
---|---|---|---|---|---|---|---|---|---|---|
Name of the DSL | (DSL 1) | (DSL 2) | (DEGAS) | (D-TEC) | (DynAX) | (X-TUNE) | (GVR) | (CORVETTE) | SLEEC | (PIPER) |
Associated X-Stack Project | (EXPRESS) | (TG) | (DEGAS) | (D-TEC) | (DynAX) | (X-TUNE) | (GVR) | (CORVETTE) | SLEEC | (PIPER) |
URL | (EXPRESS) | (TG) | (DEGAS) | (D-TEC) | (DynAX) | (X-TUNE) | (GVR) | (CORVETTE) | N/A | (PIPER) |
Target domain | (EXPRESS) | (TG) | (DEGAS) | (D-TEC) | (DynAX) | (X-TUNE) | (GVR) | (CORVETTE) | N/A | (PIPER) |
Miniapps supported | (EXPRESS) | (TG) | (DEGAS) | (D-TEC) | (DynAX) | (X-TUNE) | (GVR) | (CORVETTE) | N/A | (PIPER) |
Xstack projects involved | (EXPRESS) | (TG) | (DEGAS) | (D-TEC) | (DynAX) | (X-TUNE) | (GVR) | (CORVETTE) | N/A | (PIPER) |
Internal representation used | (EXPRESS) | (TG) | (DEGAS) | (D-TEC) | (DynAX) | (X-TUNE) | (GVR) | (CORVETTE) | N/A | (PIPER) |
Key Optimizations performed | (EXPRESS) | (TG) | (DEGAS) | (D-TEC) | (DynAX) | (X-TUNE) | (GVR) | (CORVETTE) | N/A | (PIPER) |
Code generation technology used | (EXPRESS) | (TG) | (DEGAS) | (D-TEC) | (DynAX) | (X-TUNE) | (GVR) | (CORVETTE) | N/A | (PIPER) |
Processors/computing models targeted | (EXPRESS) | (TG) | (DEGAS) | (D-TEC) | (DynAX) | (X-TUNE) | (GVR) | (CORVETTE) | N/A | (PIPER) |
Current status | (EXPRESS) | (TG) | (DEGAS) | (D-TEC) | (DynAX) | (X-TUNE) | (GVR) | (CORVETTE) | N/A | (PIPER) |
Summary of the best results | (EXPRESS) | (TG) | (DEGAS) | (D-TEC) | (DynAX) | (X-TUNE) | (GVR) | (CORVETTE) | N/A | (PIPER) |