DSL's: Difference between revisions
From Modelado Foundation
imported>Dquinlan No edit summary |
imported>Dquinlan No edit summary |
||
Line 2: | Line 2: | ||
{| class="wikitable" | {| class="wikitable" | ||
! style="width: 200;" | | ! style="width: 200;" | DSLs | ||
! style="width: 200;" | Name of the DSL | ! style="width: 200;" | Name of the DSL | ||
! style="width: 200;" | Associated X-Stack Project | ! style="width: 200;" | Associated X-Stack Project | ||
Line 16: | Line 16: | ||
! style="width: 200;" | Summary of the best results | ! style="width: 200;" | Summary of the best results | ||
|- style="vertical-align:top;" | |- style="vertical-align:top;" | ||
| | |DSL 1 | ||
| | | | ||
| | | | ||
Line 31: | Line 31: | ||
|- style="vertical-align:top;" | |- style="vertical-align:top;" | ||
|''Associated X-Stack Project | |''Associated X-Stack Project | ||
| | |||
| | |||
| | | | ||
| | | | ||
Line 43: | Line 45: | ||
|- style="vertical-align:top;" | |- style="vertical-align:top;" | ||
|''URL | |''URL | ||
| | |||
| | |||
| | | | ||
| | | | ||
Line 55: | Line 59: | ||
|- style="vertical-align:top;" | |- style="vertical-align:top;" | ||
|''Target domain'' | |''Target domain'' | ||
| | |||
| | |||
| | | | ||
| | | | ||
Line 77: | Line 83: | ||
|N/A | |N/A | ||
|(PIPER) | |(PIPER) | ||
| | |||
| | |||
|- style="vertical-align:top;" | |- style="vertical-align:top;" | ||
|''Xstack projects involved | |''Xstack projects involved | ||
Line 89: | Line 97: | ||
|N/A | |N/A | ||
|(PIPER) | |(PIPER) | ||
| | |||
| | |||
|- style="vertical-align:top;" | |- style="vertical-align:top;" | ||
|''Internal representation used | |''Internal representation used | ||
Line 101: | Line 111: | ||
|N/A | |N/A | ||
|(PIPER) | |(PIPER) | ||
| | |||
| | |||
|- style="vertical-align:top;" | |- style="vertical-align:top;" | ||
|''Key Optimizations performed | |''Key Optimizations performed | ||
Line 113: | Line 125: | ||
|N/A | |N/A | ||
|(PIPER) | |(PIPER) | ||
| | |||
| | |||
|- style="vertical-align:top;" | |- style="vertical-align:top;" | ||
|''Code generation technology used | |''Code generation technology used | ||
Line 125: | Line 139: | ||
|N/A | |N/A | ||
|(PIPER) | |(PIPER) | ||
| | |||
| | |||
|- style="vertical-align:top;" | |- style="vertical-align:top;" | ||
|''Processors/computing models targeted | |''Processors/computing models targeted | ||
Line 137: | Line 153: | ||
|N/A | |N/A | ||
|(PIPER) | |(PIPER) | ||
| | |||
| | |||
|- style="vertical-align:top;" | |- style="vertical-align:top;" | ||
|''Current status | |''Current status | ||
Line 149: | Line 167: | ||
|N/A | |N/A | ||
|(PIPER) | |(PIPER) | ||
| | |||
| | |||
|- style="vertical-align:top;" | |- style="vertical-align:top;" | ||
|''Summary of the best results | |''Summary of the best results | ||
Line 161: | Line 181: | ||
|N/A | |N/A | ||
|(PIPER) | |(PIPER) | ||
| | |||
| | |||
|} | |} |
Revision as of 16:04, April 29, 2014
Sonia requested that Saman Amarasinghe and Dan Quinlan initiate this page. For comments, please contact them. This page is still in development.
DSLs | Name of the DSL | Associated X-Stack Project | URL | Target domain | Miniapps supported | Front-end technology used | Internal representation used | Key Optimizations performed | Code generation technology used | Processors computing models targeted | Current status | Summary of the best results |
---|---|---|---|---|---|---|---|---|---|---|---|---|
DSL 1 | ||||||||||||
Associated X-Stack Project | ||||||||||||
URL | ||||||||||||
Target domain | ||||||||||||
Miniapps supported | (EXPRESS) | (TG) | (DEGAS) | (D-TEC) | (DynAX) | (X-TUNE) | (GVR) | (CORVETTE) | N/A | (PIPER) | ||
Xstack projects involved | (EXPRESS) | (TG) | (DEGAS) | (D-TEC) | (DynAX) | (X-TUNE) | (GVR) | (CORVETTE) | N/A | (PIPER) | ||
Internal representation used | (EXPRESS) | (TG) | (DEGAS) | (D-TEC) | (DynAX) | (X-TUNE) | (GVR) | (CORVETTE) | N/A | (PIPER) | ||
Key Optimizations performed | (EXPRESS) | (TG) | (DEGAS) | (D-TEC) | (DynAX) | (X-TUNE) | (GVR) | (CORVETTE) | N/A | (PIPER) | ||
Code generation technology used | (EXPRESS) | (TG) | (DEGAS) | (D-TEC) | (DynAX) | (X-TUNE) | (GVR) | (CORVETTE) | N/A | (PIPER) | ||
Processors/computing models targeted | (EXPRESS) | (TG) | (DEGAS) | (D-TEC) | (DynAX) | (X-TUNE) | (GVR) | (CORVETTE) | N/A | (PIPER) | ||
Current status | (EXPRESS) | (TG) | (DEGAS) | (D-TEC) | (DynAX) | (X-TUNE) | (GVR) | (CORVETTE) | N/A | (PIPER) | ||
Summary of the best results | (EXPRESS) | (TG) | (DEGAS) | (D-TEC) | (DynAX) | (X-TUNE) | (GVR) | (CORVETTE) | N/A | (PIPER) |